IN THE CLAIMS:

(currently amended) A multi-ehannel serdes receiver, comprising:

a central frequency synthesizer; and

a plurality of channel-specific receivers coupled to said central frequency synthesizer, each of said plurality of channel-specific receivers configured to receive a data signal and include integrators, four latches coupled to said integrators and a clock recovery circuit having a phase detector and a phase interpolator, said elock recovery circuit coupling said phase detector and said central frequency synthesizer, said integrators and latches configured to perform demultiplexing of said data signal wherein said latches are configured to perform a second 1:2 demultiplexing operation.

- (original) The receiver as recited in Claim 1 wherein said eentral frequency synthesizer includes a voltage-controlled oscillator.
- (original) The receiver as recited in Claim 1 wherein said central frequency synthesizer is a phase-locked loop.
- 4. (previously presented) The receiver as recited in Claim 1 wherein said integrators are two integrators configured to perform a first 1:2 demultiplexing operation of said data signal.
- (previously presented) The receiver as recited in Claim 1 wherein at least one of said integrators perform an integrate-and-dump function.
- (original) The receiver as recited in Claim 1 wherein said clock recovery circuit comprises a delay-locked loop clock and data recovery circuit.
- (original) The receiver as recited in Claim 1 wherein said central frequency synthesizer provides both in-phase and quadrature-phase clock signals.

Claims 8-9 (eanceled)

- (original) The receiver as recited in Claim 1 further comprising a clock generation circuit coupled to said phase interpolator and configured to generate a plurality of clock signals.
- (original) The receiver as recited in Claim 10 further comprising at least one synchronizer configured to reduce skew between said plurality of clock signals.
- (currently amended) A method of operating a multi-channel serdes receiver, comprising:

generating a central clock signal with a central frequency synthesizer; and

transmitting said central clock signal to a plurality of channel-specific receivers coupled to said central frequency synthesizer, each of said plurality of channel-specific receivers including integrators, <u>four</u> latches <u>coupled to said integrators</u> and a clock recovery circuit having a phase detector and a phase interpolator, said clock recovery circuit coupling said phase detector and said central frequency synthesizer, said integrators and latches <u>performing configured to perform</u> demultiplexing of a data signal received by said each of said receivers <u>with said latches performing a second 1:2 demultiplexing operation</u>.

- (original) The method as recited in Claim 12 wherein said central frequency synthesizer includes a voltage-controlled oscillator.
- (original) The method as recited in Claim 12 wherein said central frequency synthesizer is a phase-locked loop.
- 15. (previously presented) The method as recited in Claim 12 wherein said integrators are two integrators configured to perform a first 1:2 demultiplexing operation of said data signal.
- 16. (previously presented) The method as recited in Claim 12 wherein at least one of said integrators performs an integrate-and-dump function.
 - 17. (original) The method as recited in Claim 12 wherein said clock recovery circuit

comprises a delay-locked loop clock and data recovery circuit.

 (original) The method as recited in Claim 12 wherein said central clock signal contains both in-phase and quadrature-phase clock signals.

Claims 19-20 (canceled)

- (original) The method as recited in Claim 12 further comprising a clock generation circuit, coupled to said phase interpolator, generating a plurality of clock signals.
- (original) The receiver as recited in Claim 21 further comprising reducing a skew between said plurality of clock signals with at least one synchronizer.
 - (currently amended) An integrated circuit, comprising:
 a substrate; and

a plurality of eircuit layers located over said substrate and arranged to form a multi-channel serdes receiver that includes:

a central frequency synthesizer, and

- a plurality of channel-specific receivers coupled to said central frequency synthesizer, each of said plurality of channel-specific receivers configured to receive a data signal and include integrators, <u>four</u> latches <u>coupled to said integrators</u> and a clock recovery circuit having a phase detector and a phase interpolator, said clock recovery circuit coupling said phase detector and said central frequency synthesizer, said integrators and latches configured to perform demultiplexing of said data signal <u>wherein said latches are configured to perform a second 1:2 demultiplexing operation</u>.
- (original) The integrated circuit as recited in Claim 23 wherein said central frequency synthesizer includes a voltage-controlled oseillator.
 - 25. (original) The integrated circuit as recited in Claim 23 wherein said central frequency

synthesizer is a phase-locked loop.

26. (previously presented) The integrated circuit as recited in Claim 23 wherein said integrators are two integrators configured to perform a first 1:2 demultiplexing operation of said data signal.

- (previously presented) The integrated circuit as recited in Claim 23 wherein at least one of said integrators performs an integrate-and-dump function.
- 28. (original) The integrated circuit as recited in Claim 23 wherein said clock recovery circuit comprises a delay-locked loop clock and data recovery circuit.
- (original) The integrated circuit as recited in Claim 23 wherein said central frequency synthesizer provides both in-phase and quadrature-phase clock signals.

Claims 30-31 (canceled)

- 32. (original) The integrated circuit as recited in Claim 23 further comprising a clock generation circuit coupled to said phase interpolator and configured to generate a plurality of clock signals.
- (original) The integrated circuit as recited in Claim 32 further comprising at least one synchronizer configured to reduce skew between said plurality of clock signals.
- 34. (previously presented) The receiver as recited in Claim 10 wherein said integrators employ at least one of said plurality of clock signals for said demultiplexing.
- (previously presented) The method as recited in Claim 21 wherein said integrators
 employ at least one of said plurality of clock signals for said demultiplexing.
- (previously presented) The integrated circuit as recited in Claim 32 wherein said integrators employ at least one of said plurality of clock signals for said demultiplexing.